Home > Motorola > Portable Radio > Motorola Cm Radio Uhf2 Information Manual

Motorola Cm Radio Uhf2 Information Manual

    Download as PDF Print this page Share this page

    Have a look at the manual Motorola Cm Radio Uhf2 Information Manual online for free. It’s possible to download the document as PDF or print. UserManuals.tech offer 249 Motorola manuals and user’s guides for free. Share the user manual or guide on Facebook, Twitter or Google+.

    							Controller Theory of Operation2-13
    5.8 Normal Microprocessor Operation
    For this radio, the µP is configured to operate in one of two modes, expanded and bootstrap. In 
    expanded mode the µP uses external memory devices to operate, whereas in bootstrap operation 
    the µP uses only its internal memory. In normal operation of the radio the µP is operating in 
    expanded mode as described below.
    During normal operation, the µP (U403) is operating in expanded mode and has access to 3 
    external memory devices; U400 (EEPROM), U402 (SRAM), U404 (Flash). Also, within the µP there 
    are 3 Kilobytes of internal RAM, as well as logic to select external memory devices.
    The external EEPROM (U400) space contains the information in the radio which is customer 
    specific, referred to as the codeplug. This information consists of items such as: 1) what band the 
    radio operates in, 2) what frequencies are assigned to what channel, and 3) tuning information. 
    The external SRAM (U402) as well as the µP’s own internal RAM space are used for temporary 
    calculations required by the software during execution. All of the data stored in both of these 
    locations is lost when the radio powers off. 
    The µP provides an address bus of 16 address lines (ADDR 0 - ADDR 15), and a data bus of 8 data 
    lines (DATA 0 - DATA 7). There are also 3 control lines; CSPROG (U403-38) to chip select U404-pin 
    30 (FLASH), CSGP2 (U403-pin 41) to chip select U404-pin 20 (SRAM) and PG7_R_W (U403-pin 4) 
    to select whether to read or to write. The external EEPROM (U400-pin1). 
    When the µP is functioning normally, the address and data lines should be toggling at CMOS logic 
    levels. Specifically, the logic high levels should be between 3.1 and 3.3V, and the logic low levels 
    should be between 0 and 0.2V. No other intermediate levels should be observed, and the rise and 
    fall times should be 
    						
    							2-14THEORY OF OPERATION
    5.9 Static Random Access Memory (SRAM)
    The SRAM (U402) contains temporary radio calculations or parameters that can change very 
    frequently, and which are generated and stored by the software during its normal operation. The 
    information is lost when the radio is turned off. 
    The device allows an unlimited number of write cycles. SRAM accesses are indicated by the CS 
    signal U402 (which comes from U403-CSGP2) going low. U402 is commonly referred to as the 
    external RAM as opposed to the internal RAM which is the 3 Kilobytes of RAM which is part of the 
    68HC11FL0. Both RAM spaces serve the purpose. However, the internal RAM is used for the 
    calculated values which are accessed most often.
    Capacitor C402 and C411 serves to filter out any AC noise which may ride on +3.3 V at U402
    6.0 Control Board Audio and Signalling Circuits
    6.1 Audio Signalling Filter IC and Compander (ASFIC CMP)
    The ASFIC CMP (U504) used in the controller has the following four functions:
    1.RX/TX audio shaping, i.e. filtering, amplification, attenuation
    2.RX/TX signaling, PL/DPL/HST/MDC
    3.Squelch detection
    4.µP clock signal generation 
    The ASFIC CMP is programmable through the SPI BUS (U504 pins-20/21/22), normally receiving 
    19 bytes. This programming sets up various paths within the ASFIC CMP to route audio and/or 
    signaling signals through the appropriate filtering, gain and attenuator blocks. The ASFIC CMP also 
    has 6 General Control Bits GCB0-5 which are CMOS level outputs and used for the following:
    GCBO - BW Select
    GCBI - switches the audio PA On/Off
    GCB2 - DC Power On switches the voltage regulator (and the radio) on and off
    GCB3 - Control on MUX U509 pin 9 to select between Low Cost Mic path to STD Mic Path
    GCB4 - Control on MUX U509 pin 11 to select between Flat RX path to filtered RX path on the 
    accessory connector.
    GCB5 - Control on MUX U509 pin 10 to select between Flat TX path mute and Flat TX path 
    						
    							Transmit Audio Circuits2-15
    7.0 Transmit Audio Circuits
    Figure 2-7Transmit Audio Paths
    7.1 Microphone Input Path
    The radio supports 2 distinct microphone paths known as internal (from control head J2-15) and 
    external mic (from accessory connector P1-2) and an auxiliary path (FLAT TX AUDIO, from 
    accessory connector P1-5). The microphones used for the radio require a DC biasing voltage 
    provided by a resistive network.
    The two microphone audio input paths enter the ASFIC CMP at U504-pin 48 (external mic) and 
    U504-pin 46 (internal mic). The microphone is plugged into the radio control head and connected to 
    the audio DC via J2-pin 15. The signal is then routed via C5045 to MUX U509 that select between 
    two paths with different gain to support Low Cost Mic (Mic with out amplifier in it) and Standard Mic.
    7.1.1 Low Cost Microphone
    Hook Pin is shorted to Pin 1(9.3V) inside the Low Cost Mic, This routes 9.3V to R429, and creates 
    2.6V on MIC_SENSE (u.P U403-67) by Voltage Divider R429/R430. U403 senses this voltage and 
    sends command to ASFIC_CMP U504 to get GCB3 = ‘0’. The audio signal is routed from C5045 via 
    U509-5 (Z0), R5072, U507, R5026, C5091, R5014 via C5046 to U504- 46 int. mic (C5046 100nF 
    creates a159Hz pole with U504- 46 int mic impedance of 16Kohm).
    MIC 
    IN
    MOD IN
    TO
    RF
    SECTION
    (SYNTHESIZER)
    36 44
    40
    P1
    ACCESSORY
    CONNECTOR
    J2
    CONTROL HEAD
    CONNECTOR
    MIC
    EXT MIC
    FLAT TX
    AUDIO42
    548
    46 15
    2
    24kOhms
    FILTERS AND
    PREEMPHASIS
    HS SUMMER
    SPLATTER
    FILTER
    LS SUMMERLIMITER
    ATTENUATORVCO 
    ATN TX RTN TX SND
    MIC
    INT
    AUX 
    TX
    ASFIC_CMP 
    U504
    U509
    MIC
    EXT
    FLAT TX
    AUDIO MUTEGCB3
    MUX
    35
    U509
    MUX
    GCB5
    38 
    						
    							2-16THEORY OF OPERATION
    7.1.2 Standard Microphone
    Hook Pin is shorted to the hook mic inside the standard Mic, If the mic is out off hook, 3.3V is routed 
    to R429 via R458, D401, and it create 0.7V on MIC_SENSE (u.P U403-67) by Voltage Divider 
    R429/R430. U403 senses this voltage and sends command to ASFIC_CMP U504 to get GCB3 =‘1’. 
    The audio signal is routed from C5045 via U509-3 (Z1), R5072, U507, R5026, C5091, R5014 via 
    C5046 to U504- 46 int mic (C5046 100nF create a159Hz pole with U504- 46 int mic impedance of 
    16Kohm). 9.3VDC is routed via R5077, R5075 to J2-15, It create 4.65V with Mic Impedance. C5010 
    supplies AC Ground to create AC impedance of 510 Ohms via R5075. and Filter 9.3V DC mic bias 
    supply.
    Note:The audio signal at U504-pin 46 should be approximately 12mV for 1.5kHz or 3kHz of 
    deviation with 12.5kHz or 25kHz channel spacing.
    The external microphone signal enters the radio on accessory connector P1 pin 2 and is routed via 
    line EXT MIC to R5054. R5078 and R5076 provide the 9.3Vdc bias. Resistive divider R5054/ R5070 
    divide the input signal by 5.5 and provide input protection for the CMOS amplifier input. R5076 and 
    C5009 provide a 510 ohm AC path to ground that sets the input impedance for the microphone and 
    determines the gain based on the emitter resistor in the microphone’s amplifier circuit.
    C5047 serves as a DC blocking capacitor. The audio signal at U504-pin 48 should be approximately 
    14mV for 1.5kHz or 3kHz of deviation with 12.5kHz or 25kHz channel spacing.
    The FLAT TX AUDIO signal from accessory connector P1-pin 5 is fed to the ASFIC CMP (U504 pin 
    42 through U509 pin 2 to U509 pin 15 via U506 OP-AMP circuit and C5057.
    The ASFIC has an internal AGC that can control the gain in the mic audio path. The AGC can be 
    disabled / enabled by the µP. Another feature that can be enabled or disabled in the ASFIC is the 
    VOX. This circuit, along with Capacitor C5023 at U504-pin 7, provides a DC voltage that can allow 
    the µP to detect microphone audio. The ASFIC can also be programmed to route the microphone 
    audio to the speaker for public address operation.
    7.2 PTT Sensing and TX Audio Processing
    Internal microphone PTT is sensed by µP U403 pin 71. Radio transmits when this pin is “0” and 
    selects inside the ASFIC_ CMP U504 internal Mic path. When the internal Mic PTT is “0” then 
    external Mic PTT is grounded via D402. External Mic PTT is sensed by U403 pin 72 via Q412 
    circuits. The radio transmits when this pin is “0” and selects inside the ASFIC _CMP U504 External 
    Mic path.
    Inside the ASFIC CMP, the mic audio is filtered to eliminate frequency components outside the 300-
    3000Hz voice band, and pre-emphasized if pre-emphasis is enabled. The signal is then limited to 
    prevent the transmitter from over deviating. The limited mic audio is then routed through a summer, 
    which is used to add in signaling data, and then to a splatter filter to eliminate high frequency 
    spectral components that could be generated by the limiter. The audio is then routed to an 
    attenuator, which is tuned in the factory or the field to set the proper amount of FM deviation. The 
    TX audio emerges from the ASFIC CMP at U504-pin 40 MOD IN, at which point it is routed to the 
    RF section. 
    						
    							Transmit Signalling Circuits2-17
    8.0 Transmit Signalling Circuits
    Figure 2-8Transmit Signalling Path
    From a hardware point of view, there are 3 types of signaling:
    Sub-audible data (PL / DPL / Connect Tone) that gets summed with transmit voice or 
    signaling,
    DTMF data for telephone communication in trunked and conventional systems, and
    Audible signaling including MDC and high-speed trunking.
    Note:All three types are supported by the hardware while the radio software determines which 
    signaling type is available.
    8.1 Sub-Audio Data (PL/DPL)
    Sub-audible data implies signaling whose bandwidth is below 300Hz. PL and DPL waveforms are 
    used for conventional operation and connect tones for trunked voice channel operation. The 
    trunking connect tone is simply a PL tone at a higher deviation level than PL in a conventional 
    system. Although it is referred to as “sub-audible data”, the actual frequency spectrum of these 
    waveforms may be as high as 250 Hz, which is audible to the human ear. However, the radio 
    receiver filters out any audio below 300Hz, so these tones are never heard in the actual system.
    Only one type of sub-audible data can be generated by U504 (ASFIC CMP) at any one time. The 
    process is as follows, using the SPI BUS, the µP programs the ASFIC CMP to set up the proper low-
    speed data deviation and select the PL or DPL filters. The µP then generates a square wave which 
    strobes the ASFIC PL / DPL encode input LSIO U504-pin 18 at twelve times the desired data rate. 
    For example, for a PL frequency of 103Hz, the frequency of the square wave would be 1236Hz.
    This drives a tone generator inside U504 which generates a staircase approximation to a PL sine 
    wave or DPL data pattern. This internal waveform is then low-pass filtered and summed with voice 
    or data. The resulting summed waveform then appears on U504-pin 40 (MOD IN), where it is sent to 
    the RF board as previously described for transmit audio. A trunking connect tone would be 
    generated in the same manner as a PL tone.
    19
    18
    40
    MOD INTO RF
    SECTION
    (SYNTHESIZER)
    8044
    HIGH SPEED
    CLOCK IN
    (HSIO)
    LOW SPEED 
    CLOCK IN
    (LSIO)
    ASFIC_CMP U504
    MICRO
    CONTROLLER
    U403
    HS
    SUMMER
    5-3-2 STATE 
    ENCODER
    DTMF 
    ENCODERSPLATTER
    FILTER
    PL
    ENCODERLS
    SUMMER
    ATTENUATOR
    8582
    SPI
    BUS 
    						
    							2-18THEORY OF OPERATION
    8.2 High Speed Data
    High speed data refers to the 3600 baud data waveforms, known as Inbound Signaling Words 
    (ISWs) used in a trunking system for high speed communication between the central controller and 
    the radio. To generate an ISW, the µP first programs the ASFIC CMP (U504) to the proper filter and 
    gain settings. It then begins strobing U504-pin 19 (HSIO) with a pulse when the data is supposed to 
    change states. U504’s 5-3-2 State Encoder (which is in a 2-state mode) is then fed to the post-
    limiter summer block and then the splatter filter. From that point it is routed through the modulation 
    attenuator and then out of the ASFIC CMP to the RF board. MDC is generated in much the same 
    way as trunking ISW. However, in some cases these signals may also pass through a data pre-
    emphasis block in the ASFIC CMP. Also these signaling schemes are based on sending a 
    combination of 1200 Hz and 1800 Hz tones only. Microphone audio is muted during high speed data 
    signaling.
    8.3 Dual Tone Multiple Frequency (DTMF) Data
    DTMF data is a dual tone waveform used during phone interconnect operation. It is the same type 
    of tones which are heard when using a “Touch Tone” telephone.
    There are seven frequencies, with four in the low group (697, 770, 852, 941Hz) and three in the high 
    group (1209, 1336, 1477Hz). The high-group tone is generated by the µP (U403-46) strobing U504-
    19 at six times the tone frequency for tones less than 1440Hz or twice the frequency for tones 
    greater than 1440Hz. The low group tone is generated by the ASFIC CMP, controlled by the µP via 
    SPI bus. Inside U504 the low-group and high-group tones are summed (with the amplitude of the 
    high group tone being approximately 2 dB greater than that of the low group tone) and then pre-
    emphasized before being routed to the summer and splatter filter. The DTMF waveform then follows 
    the same path as was described for high-speed data. 
    						
    							Receive Audio Circuits2-19
    9.0 Receive Audio Circuits
    Figure 2-9Receive Audio Paths
    9.1 Squelch Detect
    The radio’s RF circuits are constantly producing an output at the discriminator (IF IC). This signal 
    (DISC AUDIO) is routed to the ASFIC CMP’s squelch detect circuitry input DISC (U504-pin 2). All of 
    the squelch detect circuitry is contained within the ASFIC CMP. Therefore from a user’s point of 
    view, DISC AUDIO enters the ASFIC CMP, and the ASFIC CMP produces two CMOS logic outputs 
    based on the result. They are CH ACT (U504-16) and SQ DET (U504-17).
    The squelch signal entering the ASFIC CMP is amplified, filtered, attenuated, and rectified. It is then 
    sent to a comparator to produce an active high signal on CH ACT. A squelch tail circuit is used to 
    produce SQ DET (U504-17) from CH ACT. The state of CH ACT and SQ DET is high (logic “1”) 
    when carrier is detected, otherwise low (logic “0”).
    CH ACT is routed to the µP pin 84 while SQ DET is routed to the µP pin 83.
    SQ DET is used to determine all audio mute / unmute decisions except for Conventional Scan. In 
    this case CH ACT is a pre-indicator as it occurs slightly faster than SQ DET.
    FLT RX AUDIO
    P111
    16
    1EXTERNAL
    SPEAKER
    INTERNAL
    SPEAKER ACCESSORY
    CONNECTOR
    CONTROL HEAD
    CONNECTOR
    HANDSET
    AUDIO 1820 19
    J2 INT
    SPKR-
    SPKR +
    SPKR -1
    9
    2
    U509
    41 10
    INT
    SPKR+
    4
    6
    DISC
    ASFIC_CMP
    U504
    AUDIO 
    PA
    U502
    VOLUME
    ATTEN.
    FILTER AND
    DEEMPHASIS
    17
    MICRO 
    CONTROLLER
    U40380 FROM
    RF
    SECTION
    (IF IC)
    LIMITER, RECTIFIER
    FILTER, COMPARATOR
    SQ DETSQUELCH
    CIRCUIT
    16
    PL  FILTER 
    LIMITER
    CH ACT
    AUX RX43
    18
    LS IO
    U IO
    AUDIO
    8384
    39URX OUT
    DISC
    AUDIO37
    85
    GCB4
    MUTE
    GCB1 14
    U505 
    						
    							2-20THEORY OF OPERATION
    9.2 Audio Processing and Digital Volume Control
    The receiver audio signal (DISC AUDIO) enters the controller section from the IF IC where it is.DC 
    coupled to ASFIC CMP via the DISC input U504-pin 2. The signal is then applied to both the audio 
    and the PL/DPL paths
    The audio path has a programmable amplifier, whose setting is based on the channel bandwidth 
    being received, an LPF filter to remove any frequency components above 3000Hz, and a HPF to 
    strip off any sub-audible data below 300Hz. Next, the recovered audio passes through a de-
    emphasis filter (if it is enabled to compensate for Pre-emphasis which is used to reduce the effects 
    of FM noise). The IC then passes the audio through the 8-bit programmable attenuator whose level 
    is set depending on the value of the volume control. Finally the filtered audio signal passes through 
    an output buffer within the ASFIC CMP. The audio signal exits the ASFIC CMP at AUDIO output 
    (U504 pin 41).
    The µP programs the attenuator, using the SPI BUS, based on the volume setting. The minimum / 
    maximum settings of the attenuator are set by codeplug parameters.
    Since sub-audible signaling is summed with voice information on transmit, it must be separated 
    from the voice information before processing. Any sub-audible signaling enters the ASFIC CMP 
    from the IF IC at DISC U504-2. Once inside, it goes through the PL/DPL path. The signal first 
    passes through one of the two low-pass filters, either the PL low-pass filter or the DPL/LST low-pass 
    filter. Either signal is then filtered and goes through a limiter and exits the ASFIC CMP at LSIO 
    (U504-pin 18). At this point, the signal will appear as a square wave version of the sub-audible 
    signal which the radio received. The µP U403 pin 80 will decode the signal directly to determine if it 
    is the tone / code which is currently active on that mode.
    9.3 Audio Amplification Speaker (+) Speaker (-)
    The output of the ASFIC CMP’s digital volume pot, U504-pin 41 is routed through DC blocking 
    capacitor C5049 to the audio PA (U502 pin 1 and 9). 
    The audio power amplifier has one inverted and one non-inverted output that produces the 
    differential audio output SPK+/SPK- (U502 pins 4 and 6)
    The audio PA is enabled via the ASFIC CMP (U504-GCB1). When the base of Q501 is low, the 
    transistor is off and U502-pin 8 is high, using pull up resistor R5041, and the audio PA is ON. The 
    voltage at U502-pin 8 must be above 8.5Vdc to properly enable the device. 
    If the voltage is between 3.3 and 6.4V, the device will be active but has its input (U502-pins 1/9) off. 
    This is a mute condition which is used to prevent an audio pop when the PA is enabled.
    The SPK+ and SPK- outputs of the audio PA have a DC bias which varies proportionately with B+ 
    (U502- pin 7). B+ of 11V yields a DC offset of 5V, and B+ of 17V yields a DC offset of 8.5V. If either 
    of these lines is shorted to ground, it is possible that the audio PA will be damaged. SPK+ and SPK- 
    are routed to the accessory connector (P1-pin 1 and 16) and to the control head (connector J2-pins 
    19 and 20). 
    						
    							Receive Signalling Circuits2-21
    9.4 Handset Audio
    Certain handheld accessories have a speaker within them which require a different voltage level 
    than that provided by U502. For these devices HANDSET AUDIO is available at control head 
    connector J2 pin18.
    The received audio from the output of the ASFIC CMP’s digital volume attenuator is routed to U505 
    pin 2 where it is amplified. This signal is routed from the output of the op-amp U505 to J2-pin 18. 
    From the control head, the signal is sent directly to the microphone jack. 
    9.5 Filtered Audio and Flat Audio
    The ASFIC CMP output audio at U504-pin 39 is filtered and de-emphasized, but has not gone 
    through the digital volume attenuator. From ASFIC CMP U504-pin 39 the signal is routed via R5034 
    through gate U509-pin 12 and AC coupled to U505-pin 6. The gate controlled by ASFIC CMP port 
    GCB4 selects between the filtered audio signal from the ASFIC CMP pin 39 (URXOUT) or the 
    unfiltered (flat) audio signal from the ASFIC CMP pin 10 (UIO). Resistors R5034 and R5021 
    determine the gain of op-amp UU505-pin 6 for the filtered audio while R5032 and R5021 determine 
    the gain for the flat Audio. The output of U505-pin 7 is then routed to P1 pin 11 via DC blocking 
    capacitor C5003. Note that any volume adjustment of the signal on this path must be done by the 
    accessory.
    10.0 Receive Signalling Circuits
    Figure 2-10Receive Signalling Paths
    10.1 Sub-Audio Data (PL/DPL) and High Speed Data Decoder
    The ASFIC CMP (U504) is used to filter and limit all received data. The data enters the ASFIC CMP 
    at input DISC (U504 pin 2). Inside U504 the data is filtered according to data type (HS or LS), then it 
    is limited to a 0-3.3V digital level. The MDC and trunking high speed data appear at U504-pin 19, 
    where it connects to the µP U403 pin 80.
    DET AUDIO
    DISCRIMINATOR AUDIO
    FROM RF SECTION
    (IF  IC)19
    18
    25
    2
    82
    80
    DISC
    PLCAP2LSIO HSIO DATA FILTER
    AND DEEMPHASISLIMITER
    FILTER
    LIMITERASFIC_CMP
    U504
    MICRO
    CONTROLLER
    U403
    85 44
    8 PLEAP 
    						
    							2-22THEORY OF OPERATION
    The low speed limited data output (PL, DPL, and trunking LS) appears at U504-pin18, where it 
    connects to the µP U403-pin 80.
    The low speed data is read by the µP at twice the frequency of the sampling waveform; a latch 
    configuration in the ASFIC CMP stores one bit every clock cycle. The external capacitors C5028, 
    and C5026 set the low frequency pole for a zero crossings detector in the limiters for PL and HS 
    data. The hysteresis of these limiters is programmed based on the type of received data.
    10.2 Alert Tone Circuits
    When the software determines that it needs to give the operator an audible feedback (for a good 
    key press, or for a bad key press), or radio status (trunked system busy, phone call, circuit failures), 
    it sends an alert tone to the speaker. It does so by sending SPI BUS data to U504 which sets up the 
    audio path to the speaker for alert tones. The alert tone itself can be generated in one of two ways: 
    internally by the ASFIC CMP, or externally using the µP and the ASFIC CMP.
    The allowable internal alert tones are 304, 608, 911, and 1823Hz. In this case a code contained 
    within the SPI BUS load to the ASFIC CMP sets up the path and determines the tone frequency, 
    and at what volume level to generate the tone. (It does not have to be related to the voice volume 
    setting.)
    For external alert tones, the µP can generate any tone within the 100-3000Hz audio band. This is 
    accomplished by the µP generating a square wave which enters the ASFIC CMP at U504 pin 19. 
    Inside the ASFIC CMP this signal is routed to the alert tone generator.
    The output of the generator is summed into the audio chain just after the RX audio de-emphasis 
    block. Inside U504, the tone is amplified and filtered, then passed through the 8-bit digital volume 
    attenuator, which is typically loaded with a special value for alert tone audio. The tone exits at U504-
    pin 41 and is routed to the audio PA like receive audio. 
    						
    All Motorola manuals Comments (0)

    Related Manuals for Motorola Cm Radio Uhf2 Information Manual